Solid state devices having fine pitch structures
Abstract:
In various embodiments, a method for forming a memory array includes forming a plurality of rows and columns of hardmask material, etching holes in the one or more layers of insulating material using the combined masking properties of the rows of hardmask material and the columns of hardmask material, and forming memory cells in the holes. The corners of the holes can be rounded.
Public/Granted literature
Information query
Patent Agency Ranking
0/0