Invention Grant
- Patent Title: Method for manufacturing semiconductor device and semiconductor device
-
Application No.: US15611268Application Date: 2017-06-01
-
Publication No.: US10020637B2Publication Date: 2018-07-10
- Inventor: Satoshi Ae , Shoutarou Kitamura , Tetsuro Okuda , Suguru Kato , Isao Watanabe
- Applicant: RENESAS ELECTRONICS CORPORATION
- Applicant Address: JP Tokyo
- Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee Address: JP Tokyo
- Agency: McDermott Will & Emery LLP
- Priority: JP2013-196093 20130920
- Main IPC: H01L21/00
- IPC: H01L21/00 ; H01L21/30 ; H01L21/20 ; H01S5/32 ; H01S5/227 ; H01S5/22 ; H01S5/343

Abstract:
To improve characteristics of a semiconductor device (semiconductor laser), an active layer waveguide (AWG) comprised of InP is formed over an exposed part of a surface of a substrate having an off angle ranging from 0.5° to 1.0° in a [1-1-1] direction from a (100) plane to extend in the [0-1-1] direction. A cover layer comprised of p-type InP is formed over the AWG with a V/III ratio of 2000 or more. Thereby, it is possible to obtain excellent multiple quantum wells (MQWs) by reducing a film thickness variation of the AWG. Moreover, the cover layer having side faces where a (0-11) plane almost perpendicular to a substrate surface mainly appears can be formed. A sectional shape of a lamination part of the cover layer and the AWG becomes an approximately rectangular shape. Therefore, an electrification region can be enlarged and it is possible to reduce a resistance of the semiconductor device.
Public/Granted literature
- US20170271848A1 METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE Public/Granted day:2017-09-21
Information query
IPC分类: