In some examples, a phase locked loop (PLL) circuit outputs a timing signal having a frequency and phase that is the same as a patient signal that is an input to the PLL circuit. The PLL circuit includes or is coupled to a storage circuit that stores information needed to cause the PLL circuit to maintain the frequency of the timing signal to the same frequency even after the patient signal is not available as an input.