Invention Grant
- Patent Title: Stochastic computation using deterministic bit streams
-
Application No.: US15618530Application Date: 2017-06-09
-
Publication No.: US10063255B2Publication Date: 2018-08-28
- Inventor: Marcus Riedel , Devon Jenson
- Applicant: Regents of the University of Minnesota
- Applicant Address: US MN Minneapolis
- Assignee: Regents of the University of Minnesota
- Current Assignee: Regents of the University of Minnesota
- Current Assignee Address: US MN Minneapolis
- Agency: Shumaker & Sieffert, P.A.
- Main IPC: H03M7/00
- IPC: H03M7/00 ; H03M7/26 ; H04B1/16

Abstract:
In some examples, a device includes an integrated circuit comprising a computational unit configured to process at least two input bit streams that each include a sequential set of data bits or two or more sets of data bits in parallel that is deterministically encoded to represent numerical values based on a probability that any data bit in the bit stream is high. In some examples, the computational unit includes a convolver configured to generate pair-wise bit combinations of the data bits of the input bit streams. In some examples, e computational unit further includes a stochastic computational unit configured to perform a computational operation on the pair-wise bit combinations and produce an output bit stream having a set of data bits indicating a result of the computational operation based on a probability that any data bit in the set of data bits of the output bit stream is high.
Public/Granted literature
- US20170359082A1 STOCHASTIC COMPUTATION USING DETERMINISTIC BIT STREAMS Public/Granted day:2017-12-14
Information query