Aggregated metadata transfer at a data storage device
Abstract:
A memory control circuit includes a metadata aggregate buffer configured to store a first plurality of consecutive metadata packets. The memory control circuit also includes control circuitry configured to send aggregated metadata to a memory via a first packet. The aggregated metadata includes at least two metadata packets of the first plurality of consecutive metadata packets.
Public/Granted literature
Information query
Patent Agency Ranking
0/0