Memory system for multi-block erase and operating method thereof
Abstract:
A memory system may include a memory device including a plurality of pages which include a plurality of memory cells coupled with a plurality of word lines and are stored with data, a plurality of memory blocks in which the pages are included, a plurality of planes which include the memory blocks, and a plurality of memory dies in which the planes are included; and a controller suitable for performing a program operation corresponding to a write command received from a host, at a first point of time, for first memory blocks among the memory blocks, checking program information for the program operation at the first point of time, predicting erase information on the memory blocks in correspondence to the program information, performing an erase operation for second memory blocks among the memory blocks, at a second point of time after the first point of time, in correspondence to the erase information, and performing the program operation for the second memory blocks at a third point of time after the second point of time.
Public/Granted literature
Information query
Patent Agency Ranking
0/0