- Patent Title: Method and system for verifying printed circuit board designs, and creating or verifying related electronic component placement data for printed circuit board fabrication and assembly
-
Application No.: US14587870Application Date: 2014-12-31
-
Publication No.: US10089429B2Publication Date: 2018-10-02
- Inventor: Jonathan Hirschman , Petro Bakhirev , James Graham
- Applicant: Altium LLC
- Applicant Address: US CA La Jolla
- Assignee: ALTIUM LLC
- Current Assignee: ALTIUM LLC
- Current Assignee Address: US CA La Jolla
- Agent Edward Ryan, Esq.
- Main IPC: G06F17/50
- IPC: G06F17/50 ; G06F3/0482 ; G06F3/0484 ; H05K3/00

Abstract:
A system for printed circuit board assembly includes a user interface provided on a display device for visual verification of printed circuit board design data, a user interface provided on the display device for inputting bill of material information, and a user interface provided on the display device for verification, alteration and creation of component placement data.
Public/Granted literature
Information query