Controlling processor consumption using on-off keying having a maxiumum off time
Abstract:
In an embodiment, a processor includes a logic to cause at least one core to operate with a power control cycle including a plurality of on times and a plurality of off times according to an ON-OFF keying protocol, where the off times each correspond to a maximum off time for a platform including the processor. Other embodiments are described and claimed.
Information query
Patent Agency Ranking
0/0