Invention Grant
- Patent Title: Power factor correction circuit and multiplier
-
Application No.: US15546647Application Date: 2016-01-25
-
Publication No.: US10171035B2Publication Date: 2019-01-01
- Inventor: Xiaoping Yin , Jian You
- Applicant: COSEMITECH (SHANGHAI) CO., LTD
- Applicant Address: CN Minhang District Shanghai
- Assignee: COSEMITECH (SHANGHAI) CO., LTD.
- Current Assignee: COSEMITECH (SHANGHAI) CO., LTD.
- Current Assignee Address: CN Minhang District Shanghai
- Agency: Cantor Colburn LLP
- Priority: CN201510041339 20150127
- International Application: PCT/CN2016/072010 WO 20160125
- International Announcement: WO2016/119661 WO 20160804
- Main IPC: H03D7/14
- IPC: H03D7/14 ; H02M1/42

Abstract:
The present invention disclosure provides a multiplier and a power factor correction circuit which the multiplier is applied. The multiplier comprises a Gilbert multiplier circuit comprising a first differential input stage, a second differential input stage and an output stage; a first differential voltage conversion circuit; a second differential voltage conversion circuit; and a bias current generating circuit; Wherein said output stage comprises: a current mirror unit comprising two current input terminals and a current output terminal; and a feedback control unit configured to ensure that the current output terminal does not output current when the voltage difference received by the multiplier is zero. The present invention is advantageous in improving the linearity of the multiplier and the accuracy of the output current of the multiplier output current.
Public/Granted literature
- US20170373640A1 POWER FACTOR CORRECTION CIRCUIT AND MULTIPLIER Public/Granted day:2017-12-28
Information query
IPC分类: