Invention Grant
- Patent Title: Semiconductor package including a device and lead frame used for the same
-
Application No.: US15428801Application Date: 2017-02-09
-
Publication No.: US10199300B2Publication Date: 2019-02-05
- Inventor: Yoshiaki Goto
- Applicant: Toshiba Memory Corporation
- Applicant Address: JP Minato-ku
- Assignee: TOSHIBA MEMORY CORPORATION
- Current Assignee: TOSHIBA MEMORY CORPORATION
- Current Assignee Address: JP Minato-ku
- Agency: Oblon, McClelland, Maier & Neustadt, L.L.P.
- Priority: JP2007-268775 20071016
- Main IPC: H01L23/495
- IPC: H01L23/495 ; H01L23/31 ; H01L23/00 ; H01L23/498

Abstract:
A lead frame includes a first outer lead portion and a second outer lead portion which is arranged to oppose to the first outer lead portion with an element-mounting region between them. An inner lead portion has first inner leads connected to the first outer leads and second inner leads connected to the second outer leads. At least either the first or second inner leads are routed in the element-mounting region. An insulation resin is filled in the gaps between the inner leads located on the element-mounting region. A semiconductor device is configured with semiconductor elements mounted on both the top and bottom surfaces of the lead frame.
Public/Granted literature
- US20170154832A1 SEMICONDUCTOR DEVICE AND LEAD FRAME USED FOR THE SAME Public/Granted day:2017-06-01
Information query
IPC分类: