A power semiconductor device includes a plurality of power chips sealed in a package to control power and an IC sealed in the package to control each of the power chips. The IC is disposed at the center part of the package in the plan view. The plurality of power chips are disposed so as to surround the IC in the plan view.