Controlling current consumption of a processor based at least in part on platform capacitance
Abstract:
In one embodiment, a processor includes: at least one core to execute instructions; a power controller to control power consumption of the processor; and a storage to store a plurality of entries to associate a dynamic capacitance with a time duration for which a current spike is to be exposed to a power delivery component. Other embodiments are described and claimed.
Information query
Patent Agency Ranking
0/0