Method and system for determining instruction conflict states for issuance of memory instructions in a VLIW processor
Abstract:
An apparatus including a queue configured to store a plurality of instructions and state information indicating whether each instruction of the plurality of instructions can be performed independently of older pending instructions; and a state-selection circuit configured to set a state information of each instruction of the plurality of instructions in view of an older pending instruction in the queue.
Public/Granted literature
Information query
Patent Agency Ranking
0/0