Patch warper circuit for image processing
Abstract:
Embodiments relate to a patch processor that warps patches of input image data. The patch processor includes a patch direct memory access (DMA) circuit that obtains the patches via direct memory access. The patch processor includes a patch warper circuit that generates warped patches by processing the patches by performing interpolation in a raster scan fashion using a set of coordinates, for example. The patch warper circuit may also process pixels of the patches using an adder or subtractor circuit. In addition, the patch warper circuit may interleave warped patches of different image channels such as RGB or YCbCr colors. The patch warper circuit can also double-buffer the patches and warped patches.
Public/Granted literature
Information query
Patent Agency Ranking
0/0