Computer architecture with a hardware accumulator reset
Abstract:
A processor with an accumulator. An event is selected to produce one or more selected events. A reset signal to the accumulator is generated responsive to the selected event. Responsive to the reset signal, the accumulator is reset to zero or another initial value while avoiding breaking pipelined execution of the processor.
Public/Granted literature
Information query
Patent Agency Ranking
0/0