Synthesis of DC accurate noise compatible reduced netlist
Abstract:
In one embodiment, a circuit analysis method includes obtaining a netlist of a circuit, generating a reduced model from the netlist, using the reduced model to synthesize a noise compatible netlist, ensuring accurate DC behavior, and simulating the circuit using the synthesized netlist.
Public/Granted literature
Information query
Patent Agency Ranking
0/0