Provided herein may be a semiconductor memory device. The semiconductor memory device may include a memory unit configured to store the write data. The semiconductor memory device may include an interface chip configured to receive a first timing signal and a second timing signal, and configured to detect a locking delay from the first timing signal and generate a third timing signal from the second timing signal generated by delaying the first timing signal using the detected locking delay by at least two periods.