Layer-based memory controller optimizations for three dimensional memory constructs
Abstract:
Disclosed are techniques for selecting one or more reference voltages for performing one or more operations on a memory cell based on a determined layer of a three-dimensional memory construct to which the memory cell belongs. The one or more operations can include read or write operations. The memory cell can be a flash memory cell.
Information query
Patent Agency Ranking
0/0