Invention Grant
- Patent Title: Display panel inspecting method and display panel fabricating method
-
Application No.: US15106472Application Date: 2015-05-22
-
Publication No.: US10269275B2Publication Date: 2019-04-23
- Inventor: Yoshiki Tsujita
- Applicant: JOLED INC.
- Applicant Address: JP Tokyo
- Assignee: JOLED INC.
- Current Assignee: JOLED INC.
- Current Assignee Address: JP Tokyo
- Agency: Greenblum & Bernstein, P.L.C.
- Priority: JP2014-122873 20140613
- International Application: PCT/JP2015/002587 WO 20150522
- International Announcement: WO2015/190043 WO 20151217
- Main IPC: G09G3/00
- IPC: G09G3/00 ; H01L27/00 ; G09G3/3233 ; G09G3/3258 ; G09G3/3266 ; G09G3/3275 ; H01L51/50

Abstract:
A method for inspecting a display panel in which pixels each including a drive transistor that passes a drive current when signal voltage is applied to the gate of the drive transistor, and a light-emitting element that emits light according to the flow of the drive current are arranged in rows and columns, includes: applying, across the gate and the source of the drive transistor, an initialization voltage less than or equal to the threshold voltage of the drive transistor; applying a power supply voltage to the drain of the drive transistor to which the initialization voltage is applied across the gate and the source; and determining, as a defective pixel with a current leak, a pixel having a light-emitting element that does not emit light when the power supply voltage is applied to the drain of the drive transistor and emits light after the elapse of a predetermined period.
Public/Granted literature
- US20160343278A1 DISPLAY PANEL INSPECTING METHOD AND DISPLAY PANEL FABRICATING METHOD Public/Granted day:2016-11-24
Information query