The present invention provides a GOA circuit driving architecture, which comprises a plurality of data lines providing data signals, a plurality of scanning lines providing scanning signals, a plurality of pixel in array arrangement, each pixel is electrically connected to one of the data lines and one of the scanning lines. Odd stage GOA circuits are sequentially arranged on one side of AA area pixel Even stage GOA circuits are sequentially arranged on one other side of AA area pixel. Each stage of the GOA circuits outputs a gate signal to scan the corresponding scanning line, and each stage of the GOA circuits respectively are connected to a first low-frequency clock signal, a second low-frequency clock signal and a DC low voltage, the odd stage GOA circuits are connected to one of a first high-frequency clock signal and a third high-frequency clock signal, and the even stage of GOA circuits are connected to one of a second high-frequency clock signal and a fourth high-frequency clock signal. First two stage and last two GOA circuits are connected to the start signal. The GOA circuit driving architecture of the present invention reduces the frame space occupied by the GOA circuit and enables the display panel to be designed narrower or borderless.