Mask optimization for multi-layer contacts
Abstract:
A semiconductor device includes two elongated active regions that include source/drain regions for multiple transistor devices, a first contact layer that includes an electrical connection between the two active regions, a second contact layer that includes a connection between two gate lines, and a gate contact layer that provides connections to the gate lines.
Public/Granted literature
Information query
Patent Agency Ranking
0/0