Fail bit counter and semiconductor memory device having the same
Abstract:
Provided herein is a fail bit counter. The fail bit counter includes a pass/fail data receiver receiving pass/fail data indicating whether memory cells coupled to a bit line sequentially pass or fail, and a fail bit accumulator receiving a fail bit generation signal from the pass/fail data receiver, and accumulating and counting fail bits which are generated.
Public/Granted literature
Information query
Patent Agency Ranking
0/0