The present invention relates to a technology with enables an image signal processor to output image data at a faster speed while using a memory having a smaller capacity. The image signal processor includes a pair of line memories for storing image data output from an analog-digital converter such that the image data alternates in units of horizontal lines, and outputting the stored image data in units of blocks according to a first-in-first-out method.