Pipelined decoder and method for conditional storage
Abstract:
A pipelined decoder for storaging of soft bits and hard bits associated with code blocks of a transmission.The proposed circuit reduces the amount of memory needed at the receiver level for soft bits and hard bits, in a pipelined decoder. Namely, with the solution of the subject application, both the LLRs and hard bits associated with a given code block are available when the CRC value is determined. Hence, the effect obtained non-pipelined decoder is achieved by the pipelined decoder of the subject application. A receiver for a wireless communication system, a method and a computer program are also disclosed.
Public/Granted literature
Information query
Patent Agency Ranking
0/0