Invention Grant
- Patent Title: Semiconductor chip using logic circuitry including complementary FETs for reverse engineering protection
-
Application No.: US15135610Application Date: 2016-04-22
-
Publication No.: US10347630B2Publication Date: 2019-07-09
- Inventor: Thomas Kuenemund
- Applicant: Infineon Technologies AG
- Applicant Address: DE Neubiberg
- Assignee: Infineon Technologies AG
- Current Assignee: Infineon Technologies AG
- Current Assignee Address: DE Neubiberg
- Agency: Viering, Jentschura & Partner MBB
- Main IPC: H01L27/092
- IPC: H01L27/092 ; H01L23/528 ; H01L23/00 ; H03K19/003 ; H03K19/0948 ; H03K19/21

Abstract:
According to one embodiment, a chip has a circuit with at least one p channel field effect transistor (FET); at least one n channel FET; a first and a second power supply terminal; wherein the n channel FET, if supplied with the upper supply potential at its gate, supplies the lower supply potential to the gate of the p channel FET; and the p channel FET, if supplied with the lower supply potential at its gate, supplies the upper supply potential to the gate of the n channel FET; wherein the logic state of the gate of the p channel FET and of the n channel FET can only be changed by at least one of the first and second supply voltage to the circuit; and a connection coupled to the gate of the p channel FET or the n channel FET and a further component of the semiconductor chip.
Public/Granted literature
- US20160241239A1 SEMICONDUCTOR CHIP Public/Granted day:2016-08-18
Information query
IPC分类: