Apparatus including refresh controller controlling refresh operation responsive to data error
Abstract:
A device includes a plurality of memory cells, an error detection circuit configured to detect at least one memory cell storing error data and a refresh control circuit including a register configured to store an error address corresponding to the at least one memory cell storing error data. The refresh control circuit is configured to control a refresh cycle of the error address.
Information query
Patent Agency Ranking
0/0