- Patent Title: Method and device for generating test patterns and selecting optimized test patterns among the test patterns in order to verify integrity of convolution operations to enhance fault tolerance and fluctuation robustness in extreme situations
-
Application No.: US16258841Application Date: 2019-01-28
-
Publication No.: US10372573B1Publication Date: 2019-08-06
- Inventor: Kye-Hyeon Kim , Yongjoong Kim , Insu Kim , Hak-Kyoung Kim , Woonhyun Nam , SukHoon Boo , Myungchul Sung , Donghun Yeo , Wooju Ryu , Taewoong Jang , Kyungjoong Jeong , Hongmo Je , Hojin Cho
- Applicant: Stradvision, Inc.
- Applicant Address: KR Gyeongbuk
- Assignee: Stradvision, INC.
- Current Assignee: Stradvision, INC.
- Current Assignee Address: KR Gyeongbuk
- Agency: FisherBroyles, LLP
- Agent Susan M. Oiler
- Main IPC: G06F11/263
- IPC: G06F11/263 ; G06F11/00 ; G06F11/26

Abstract:
A method for generating one or more test patterns and selecting optimized test patterns among the test patterns to verify an integrity of convolution operations is provided for fault tolerance, fluctuation robustness in extreme situations, functional safety of the convolution operations, and annotation cost reduction. The method includes: a computing device (a) instructing a pattern generating unit to generate the test patterns by using a certain function such that saturation does not occur while at least one original CNN applies the convolution operations to the test patterns; (b) instructing a pattern evaluation unit to generate each of evaluation scores of each of the test patterns by referring to each of the test patterns and one or more parameters of the original CNN; and (c) instructing a pattern selection unit to select the optimized test patterns among the test patterns by referring to the evaluation scores.
Information query