Invention Grant
- Patent Title: Methods and apparatus for read disturb detection and handling
-
Application No.: US15396206Application Date: 2016-12-30
-
Publication No.: US10373695B2Publication Date: 2019-08-06
- Inventor: Richard David Barndt , Aldo Giovanni Cometti , Haining Liu , Jerry Lo
- Applicant: Western Digital Technologies, Inc.
- Applicant Address: US CA San Jose
- Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.
- Current Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.
- Current Assignee Address: US CA San Jose
- Agency: Loza & Loza, LLP
- Agent Gabriel Fitch
- Main IPC: G06F3/06
- IPC: G06F3/06 ; G06F11/10 ; G11C16/26 ; G11C16/34 ; G11C29/52 ; G11C29/00

Abstract:
Aspects of the disclosure provide methods and apparatus for handling Read Disturb and block errors in a non-volatile memory (NVM) device. An error level of both an aggressor page that causes Read Disturb errors and an error level of adjacent victim pages are obtained. The error level of the victim page is compared against a predetermined threshold error level to determine if the victim page is experiencing a high level of bit errors. If so, then the error level of the aggressor page is compared to the error level of the victim page to determine whether Read Disturb errors are actually occurring due to host reads of the aggressor page. By looking at both the aggressor and victim error levels, a more accurate determination of Read Disturb errors may be obtained, resulting in less unnecessary relocations of pages and blocks within an NVM for mitigating Read Disturb effects.
Public/Granted literature
- US20180190362A1 METHODS AND APPARATUS FOR READ DISTURB DETECTION AND HANDLING Public/Granted day:2018-07-05
Information query