Invention Grant
- Patent Title: Method of manufacturing high resistivity semiconductor-on-insulator wafers with charge trapping layers
-
Application No.: US15526798Application Date: 2015-11-13
-
Publication No.: US10381260B2Publication Date: 2019-08-13
- Inventor: Igor Peidous , Jeffrey L. Libbert , Srikanth Kommu , Andrew M. Jones , Samuel Christopher Pratt , Horacio Josue Mendez , Leslie George Stanton , Michelle Rene Dickinson
- Applicant: SunEdison Semiconductor Limited (UEN201334164H)
- Applicant Address: TW Hsinchu
- Assignee: GlobalWafers Co., Inc.
- Current Assignee: GlobalWafers Co., Inc.
- Current Assignee Address: TW Hsinchu
- Agency: Armstrong Teasdale LLP
- International Application: PCT/US2015/060674 WO 20151113
- International Announcement: WO2016/081313 WO 20160526
- Main IPC: H01L21/762
- IPC: H01L21/762 ; H01L21/02
Abstract:
A method of preparing a single crystal semiconductor handle wafer in the manufacture of a semiconductor-on-insulator device is provided. The single crystal semiconductor handle wafer is prepared to comprise a charge trapping layer, which is oxidized. The buried oxide layer in the resulting semiconductor-on-insulator device comprises an oxidized portion of the charge trapping layer and an oxidized portion of the single crystal semiconductor device layer.
Public/Granted literature
- US20170338143A1 A METHOD OF MANUFACTURING HIGH RESISTIVITY SEMICONDUCTOR-ON-INSULATOR WAFERS WITH CHARGE TRAPPING LAYERS Public/Granted day:2017-11-23
Information query
IPC分类:
