- Patent Title: Stacked complementary junction FETs for analog electronic circuits
-
Application No.: US15689473Application Date: 2017-08-29
-
Publication No.: US10381349B2Publication Date: 2019-08-13
- Inventor: Karthik Balakrishnan , Bahman Hekmatshoartabari , Alexander Reznicek , Jeng-Bang Yau
- Applicant: International Business Machines Corporation
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agency: Ryan, Mason & Lewis, LLP
- Agent L. Jeffrey Kelly
- Main IPC: H01L27/098
- IPC: H01L27/098 ; H01L21/8232 ; H01L29/66 ; H01L29/808 ; H01L29/423

Abstract:
A semiconductor device comprises a substrate, a first source/drain region on the substrate, a first channel region extending vertically with respect to the substrate from the first source/drain region, a second source/drain region on the first channel region, a third source/drain region on the second source/drain region, a second channel region extending vertically with respect to the substrate from the third source/drain region, a fourth source/drain region on the second channel region, a first gate region formed around from the first channel region, and a second gate region formed around the second channel region.
Public/Granted literature
- US20190067280A1 STACKED COMPLEMENTARY JUNCTION FETS FOR ANALOG ELECTRONIC CIRCUITS Public/Granted day:2019-02-28
Information query
IPC分类: