Non-volatile memory apparatus including voltage clamping circuit
Abstract:
A memory apparatus may be provided. The memory apparatus may include a global bit line configured to receive a drift current. A voltage clamping circuit configured to limit a voltage level of the global bit line.
Public/Granted literature
Information query
Patent Agency Ranking
0/0