Invention Grant
- Patent Title: Vertical FET devices with multiple channel lengths
-
Application No.: US15197859Application Date: 2016-06-30
-
Publication No.: US10424515B2Publication Date: 2019-09-24
- Inventor: Hari V. Mallela , Reinaldo A. Vega , Rajasekhar Venigalla
- Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Applicant Address: US NY Armonk
- Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Current Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Current Assignee Address: US NY Armonk
- Agency: Cantor Colburn LLP
- Agent Vazken Alexanian
- Main IPC: H01L21/8234
- IPC: H01L21/8234 ; H01L27/088 ; H01L29/66 ; H01L29/78 ; H01L21/8238

Abstract:
A semiconductor device comprises a first source/drain region arranged on a semiconductor substrate, a second source/drain region arranged on the semiconductor substrate, a bottom spacer arranged on the first source/drain region, and a bottom spacer arranged on the second source/drain region. A first gate stack having a first length is arranged on the first source/drain region. A second gate stack having a second length is arranged on the second source/drain region, the first length is shorter than the second length. A top spacer is arranged on the first gate stack, and a top spacer is arranged on the second gate stack.
Public/Granted literature
- US20180005896A1 VERTICAL FET DEVICES WITH MULTIPLE CHANNEL LENGTHS Public/Granted day:2018-01-04
Information query
IPC分类: