Zero test time memory using background built-in self-test
Abstract:
The present disclosure relates to a structure which includes a memory which is configured to enable zero test time built-in self-test (BIST) at a read/write port while concurrently performing at least one functional read operation at a read port.
Public/Granted literature
Information query
Patent Agency Ranking
0/0