Invention Grant
- Patent Title: Latency correction between transport layer host and deterministic interface circuit
-
Application No.: US15787790Application Date: 2017-10-19
-
Publication No.: US10439940B2Publication Date: 2019-10-08
- Inventor: Pascal Thubert , Eric Michel Levy-Abegnoli , Patrick Wetterwald
- Applicant: Cisco Technology, Inc.
- Applicant Address: US CA San Jose
- Assignee: CISCO TECHNOLOGY, INC.
- Current Assignee: CISCO TECHNOLOGY, INC.
- Current Assignee Address: US CA San Jose
- Agent Leon R. Turkevich
- Main IPC: H04L12/801
- IPC: H04L12/801 ; H04L12/853

Abstract:
In one embodiment, a method comprises establishing, by a deterministic device interface circuit, a deterministic link with a peer deterministic interface circuit within a deterministic data network based on identifying a repeating deterministic schedule for transmitting each data packet, allocated to the deterministic schedule, at a corresponding transmission instance coinciding with a reception instance by the peer deterministic interface circuit; determining a latency between sending a request for data to a host device via a non-deterministic data link provided by a network switch, and receiving from the host device a transport layer packet responsive to the request; and sending an instruction to the host device for initiating transfer of the transport layer packet, the instruction correcting for the latency and enabling the deterministic device interface circuit to receive the transport layer packet for transmission of a corresponding data packet on the deterministic link at the corresponding transmission instance.
Public/Granted literature
- US20190124006A1 LATENCY CORRECTION BETWEEN TRANSPORT LAYER HOST AND DETERMINISTIC INTERFACE CIRCUIT Public/Granted day:2019-04-25
Information query