Invention Grant
- Patent Title: Methods and devices for miniaturization of high density wafer based electronic 3D multi-chip modules
-
Application No.: US14573219Application Date: 2014-12-17
-
Publication No.: US10453706B2Publication Date: 2019-10-22
- Inventor: Keith N. Kunard , Justin C. Borski
- Applicant: The Charles Stark Draper Laboratory, Inc.
- Applicant Address: US MA Cambridge
- Assignee: THE CHARLES STARK DRAPER LABORATORY, INC.
- Current Assignee: THE CHARLES STARK DRAPER LABORATORY, INC.
- Current Assignee Address: US MA Cambridge
- Agency: Womble Bond Dickinson (US) LLP
- Agent John J. Penny, Jr.
- Main IPC: H05K5/00
- IPC: H05K5/00 ; H01L25/00 ; H05K13/00 ; H05K13/04 ; H05K5/02 ; H01L25/10 ; H01L21/56 ; H01L23/00 ; H01L23/31

Abstract:
Techniques for constructing a multi-chip module semiconductor device are provided herein. The techniques include placing electronic modules on a first surface and a second surface, with electrical connections for the electronic modules being proximate to respectively mounted surfaces, disposing a mold material on one of the mounting surfaces to substantially surround corresponding electronic modules, orienting the mounting surface without the mold material disposed thereon, relative to the mounting surface with the mold material disposed thereon to cause the mold material to substantially surround each electronic module while maintaining a minimum distance between the electronic modules mounted on each mounting surface. The techniques further include removing the mounting surfaces from the mold compound to yield a multi-chip semiconductor device.
Public/Granted literature
- US20160183391A1 METHODS AND DEVICES FOR MINIATURIZATION OF HIGH DENSITY WAFER BASED ELECTRONIC 3D MULTI-CHIP MODULES Public/Granted day:2016-06-23
Information query