Invention Grant
- Patent Title: Thin film transistor, method for manufacturing same and semiconductor device comprising said thin film transistor
-
Application No.: US16060415Application Date: 2016-12-07
-
Publication No.: US10475934B2Publication Date: 2019-11-12
- Inventor: Yukiharu Uraoka , Haruka Yamazaki , Mami Fujii , Eiji Takahashi
- Applicant: NATIONAL UNIVERSITY CORPORATION NARA INSTITUTE OF SCIENCE AND TECHNOLOGY , NISSIN ELECTRIC CO., LTD.
- Applicant Address: JP Nara JP Kyoto
- Assignee: NATIONAL UNIVERSITY CORPORATION NARA INSTITUTE OF SCIENCE AND TECHNOLOGY,NISSIN ELECTRIC CO., LTD.
- Current Assignee: NATIONAL UNIVERSITY CORPORATION NARA INSTITUTE OF SCIENCE AND TECHNOLOGY,NISSIN ELECTRIC CO., LTD.
- Current Assignee Address: JP Nara JP Kyoto
- Agency: JCIPRNET
- Priority: JP2015-239755 20151208
- International Application: PCT/JP2016/086399 WO 20161207
- International Announcement: WO2017/099129 WO 20170615
- Main IPC: H01L29/786
- IPC: H01L29/786 ; H01L21/02 ; H01L21/324 ; H01L29/08 ; H01L29/10 ; H01L29/417 ; H01L29/423 ; H01L29/66

Abstract:
A thin film transistor having a high operation speed with a field effect mobility greater than 20 cm2/Vs and a method for manufacturing the same, and a semiconductor device having the same are provided. A thin film transistor in which a gate electrode, a gate insulating film and an oxide semiconductor film are laminated on a substrate, a source region and a drain region are respectively formed in outer portions of the oxide semiconductor film in the width direction, and a channel region is formed in a region between the source region and the drain region; and a source electrode is connected to the source region, while a drain electrode is connected to the drain region. The gate insulating film contains fluorine; and the ratio of the width W of the channel region to the length L thereof, namely W/L is less than 8.
Public/Granted literature
Information query
IPC分类: