Memory chip with reduced power consumption, buffer chip module controlling the same and memory module including the same
Abstract:
In an embodiment a memory chip may be provided. The memory chip may include a chip select buffer configured to receive a chip select signal, a command buffer configured to receive a command signal, wherein the command signal is input after a time has elapsed since the chip select signal is activated and the command buffer is turned on when the command signal is input.
Information query
Patent Agency Ranking
0/0