Invention Grant
- Patent Title: Field effect transistor contact with reduced contact resistance
-
Application No.: US16390744Application Date: 2019-04-22
-
Publication No.: US10515963B2Publication Date: 2019-12-24
- Inventor: Su-Hao Liu , Yan-Ming Tsai , Chung-Ting Wei , Ziwei Fang , Chih-Wei Chang , Chien-Hao Chen , Huicheng Chang
- Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
- Applicant Address: TW Hsin-Chu
- Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- Current Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- Current Assignee Address: TW Hsin-Chu
- Agency: Haynes and Boone, LLP
- Main IPC: H01L27/092
- IPC: H01L27/092 ; H01L21/8238 ; H01L29/45 ; H01L29/78 ; H01L21/285 ; H01L21/265 ; H01L29/66 ; H01L29/08 ; H01L21/768 ; H01L29/165

Abstract:
The present disclosure provides a method that includes providing a semiconductor substrate having a first region and a second region; forming a first gate within the first region and a second gate within the second region on the semiconductor substrate; forming first source/drain features of a first semiconductor material with an n-type dopant in the semiconductor substrate within the first region; forming second source/drain features of a second semiconductor material with a p-type dopant in the semiconductor substrate within the second region. The second semiconductor material is different from the first semiconductor material in composition. The method further includes forming first silicide features to the first source/drain features and second silicide features to the second source/drain features; and performing an ion implantation process of a species to both the first and second regions, thereby introducing the species to first silicide features and the second source/drain features.
Public/Granted literature
- US20190252381A1 Field Effect Transistor Contact with Reduced Contact Resistance Public/Granted day:2019-08-15
Information query
IPC分类: