Method and circuitry for on-chip electro-static discharge protection scheme for low cost gate driver integrated circuit
Abstract:
An apparatus includes an integrated circuit, a plurality of bi-directional pins, and an electro-static discharge (ESD) clamp. The integrated circuit is configured to provide a ground potential. The plurality of bi-directional pins are configured to provide a differential input signal for the integrated circuit. The electro-static discharge (ESD) clamp is coupled between the ground potential and the plurality of bi-directional pins.
Information query
Patent Agency Ranking
0/0