A memory device including a memory cell region having a normal cell array and a redundant cell array, a fuse unit having a plurality of fuse sets corresponding to the redundant cell array and which is used for programming an address of a repair target memory cell of the normal cell array and a deciding unit which determines fuse sets that are used in a first operation mode according to a control signal.