- Patent Title: Semiconductor device having curved gate electrode aligned with curved side-wall insulating film and stress-introducing layer between channel region and source and drain regions
-
Application No.: US16296448Application Date: 2019-03-08
-
Publication No.: US10535769B2Publication Date: 2020-01-14
- Inventor: Satoru Mayuzumi , Hitoshi Wakabayashi
- Applicant: Sony Corporation
- Applicant Address: JP Tokyo
- Assignee: SONY CORPORATION
- Current Assignee: SONY CORPORATION
- Current Assignee Address: JP Tokyo
- Agency: Dentons US LLP
- Priority: JP2009-140930 20090612
- Main IPC: H01L29/78
- IPC: H01L29/78 ; H01L29/423 ; H01L29/51 ; H01L29/49 ; H01L21/265 ; H01L29/66 ; H01L29/08 ; H01L29/16 ; H01L29/161 ; H01L29/165

Abstract:
A semiconductor device including a channel region formed in a semiconductor substrate; a source region formed on one side of the channel region; a drain region formed on the other side of the channel region; a gate electrode formed on the channel region with a gate insulating film therebetween; and a stress-introducing layer that applies stress to the channel region, the semiconductor device having a stress distribution in which source region-side and drain region-side peaks are positioned between a pn junction boundary of the channel region and the source region and a pn junction boundary of the channel region and the drain region.
Public/Granted literature
Information query
IPC分类: