Invention Grant
- Patent Title: Memory interface circuitry with distributed data reordering capabilities
-
Application No.: US16373831Application Date: 2019-04-03
-
Publication No.: US10552052B2Publication Date: 2020-02-04
- Inventor: Chee Hak Teh
- Applicant: Altera Corporation
- Applicant Address: US CA San Jose
- Assignee: Altera Corporation
- Current Assignee: Altera Corporation
- Current Assignee Address: US CA San Jose
- Agency: Treyz Law Group
- Agent Jason Tsai
- Main IPC: G06F3/06
- IPC: G06F3/06 ; G11C7/10

Abstract:
An integrated circuit may include memory interface circuitry for communicating with an external or in-package memory module. The integrated circuit may also include out-of-order (OOO) clients and in-order (IO) clients that issue read and write commands to the memory interface circuitry. The memory interface circuitry may include a memory controller having an OOO command scheduler, a write data buffer, and a simple read data pipeline. The memory interface circuitry may also include a multiport arbitration circuit for interfacing with the multiple clients and also OOO adaptor circuits interposed between the multiport arbitration circuit and the IO clients. Each of the OOO adaptor circuits may include an ID generator and a local reordering buffer and may allow the memory controller to return data to the various clients without throttling.
Public/Granted literature
- US20190227716A1 MEMORY INTERFACE CIRCUITRY WITH DISTRIBUTED DATA REORDERING CAPABILITIES Public/Granted day:2019-07-25
Information query