An electronic device may include a data conversion circuit, a parity conversion circuit and a verification signal generation circuit. The data conversion circuit may be configured to convert the data to generate internal data. The parity conversion circuit may be configured to convert a parity to generate an internal parity. The verification signal generation circuit may be configured to generate a verification signal from a syndrome signal and the error insertion code. The syndrome signal may be generated from the internal data and the internal parity.