Invention Grant
- Patent Title: Phase algebra for virtual clock and mode extraction in hierarchical designs
-
Application No.: US16403160Application Date: 2019-05-03
-
Publication No.: US10558782B2Publication Date: 2020-02-11
- Inventor: Gabor Drasny , Gavin B. Meil
- Applicant: International Business Machines Corporation
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agency: Rochester Patent Center
- Main IPC: G06F17/50
- IPC: G06F17/50

Abstract:
A design tool can implement phase algebra based design evaluation to evaluate a circuit design with a compact representation of waveforms without simulating the individual waveforms. The tool can determine that a first sequence of signal transition representations of a first signal of the first module comprises a null sequence. The first module of a register level circuit design comprises a second module, the first module and the second module arranged in a hierarchical order. The tool can determine a second sequence of signal transition representations of a second signal of the second module. Signal transition representations of the first signal are for propagation from the first module to the second module using the second signal. The tool can extract a non-null sequence for the first sequence based on the second sequence to generate an extracted first sequence.
Public/Granted literature
- US20190258772A1 PHASE ALGEBRA FOR VIRTUAL CLOCK AND MODE EXTRACTION IN HIERARCHICAL DESIGNS Public/Granted day:2019-08-22
Information query