Invention Grant
- Patent Title: Molded wafer level packaging
-
Application No.: US15812591Application Date: 2017-11-14
-
Publication No.: US10559510B2Publication Date: 2020-02-11
- Inventor: Soon Wei Wang , Jin Yoong Liong , Chee Hiong Chew , Francis J. Carney
- Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
- Applicant Address: US AZ Phoeniz
- Assignee: Semiconductor Components Industries, LLC
- Current Assignee: Semiconductor Components Industries, LLC
- Current Assignee Address: US AZ Phoeniz
- Agency: Brake Hughes Bellerman LLP
- Main IPC: H01L23/31
- IPC: H01L23/31 ; H01L21/78 ; H01L21/56 ; H01L23/00 ; H01L21/3105 ; H01L23/492 ; H01L25/07 ; H01L25/18

Abstract:
In a general aspect, an apparatus can include a metal layer, a first semiconductor die, a second semiconductor die, a molding compound, a first electrical contact and a second electrical contact. The first semiconductor die can have a first side disposed on the metal layer. The second semiconductor die can have a first side disposed on the metal layer. The metal layer can electrically couple the first side of the first semiconductor die with the first side of the second semiconductor die. The molding compound can at least partially encapsulate the metal layer, the first semiconductor die and the second semiconductor die. The first electrical contact can be to a second side of the first semiconductor die and disposed on a surface of the apparatus. The second electrical contact can be to a second side of the second semiconductor die and disposed on the surface of the apparatus.
Public/Granted literature
- US20190067143A1 MOLDED WAFER LEVEL PACKAGING Public/Granted day:2019-02-28
Information query
IPC分类: