Bus failure detection transceiver architecture and transceiver operation method
Abstract:
A transceiver for imparting a voltage signal on a differential signaling bus, involving an output terminal and a string of one or more transistors connected between the output terminal and a predetermined voltage level. The transceiver can be switched between an active state in which the predetermined voltage level is applied to the output terminal, and an inactive state in which the predetermined voltage level is not applied to the output terminal. Methods for the transceiver can involve a detection step of detecting a first quantity depending on a current flowing through a first transistor in the string of transistors, a failure determination step of determining whether the detected first quantity satisfies one or more error conditions, and a control step of switching the transceiver to the inactive state if the detected first quantity is determined to satisfy at least one of the one or more error conditions.
Information query
Patent Agency Ranking
0/0