Accommodating variable page sizes in solid-state drives using customized error correction
Abstract:
Systems and methods for accommodating variable page sizes in solid-state drives using customized error correction are disclosed. In one embodiment, a system is disclosed comprising a NAND Flash storage device comprising a plurality of NAND Flash pages; a NAND FTL configured to convert a LBA of a NAND Flash page to a PBA; a syndrome calculator configured to calculate a syndrome using a LBA and an LBA parity matrix, the LBA associated with a read command issued by a host device; and an ECC decoder configured to: read a codeword located at a PBA associated with the LBA associated with the read command, the codeword including a plurality of user data bits and a plurality of parity bits, confirm that the codeword does not contain an error if the codeword converges with the syndrome, and transmit the user data bits to the host device as a response to the read command.
Information query
Patent Agency Ranking
0/0