A semiconductor memory device may be disclosed. The semiconductor memory device may include a first memory cell array region and a second memory cell array region, each of which includes memory cells. The semiconductor memory device may include a column driving (Y-HOLE) region disposed between the first memory cell array region and the second memory cell array region. The Y-HOLE region may include an error correction code (ECC) block configured for performing error correction.