Invention Grant
- Patent Title: Multi-level storage in ferroelectric memory
-
Application No.: US16504889Application Date: 2019-07-08
-
Publication No.: US10566043B2Publication Date: 2020-02-18
- Inventor: Christopher John Kawamura
- Applicant: Micron Technology, Inc.
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Holland & Hart LLP
- Main IPC: G11C11/22
- IPC: G11C11/22 ; G11C11/56

Abstract:
Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. In some examples, multi-level accessing, sensing, and other operations for ferroelectric memory may be based on sensing multiple charges, including a first charge associated with a dielectric of the memory cell and a second charge associated with a polarization of the memory cell. In some cases, multi-level accessing, sensing, and other operations may be based on transferring a first charge associated with a dielectric of the memory cell to a sense amplifier, isolating the sense amplifier, activating the sense amplifier, transferring a second charge associated with a polarization of the memory cell to the sense amplifier, and activating the sense amplifier a second time.
Public/Granted literature
- US20200005852A1 MULTI-LEVEL STORAGE IN FERROELECTRIC MEMORY Public/Granted day:2020-01-02
Information query