Invention Grant
- Patent Title: Memory control circuitry, memory system and processor system
-
Application No.: US15455261Application Date: 2017-03-10
-
Publication No.: US10585587B2Publication Date: 2020-03-10
- Inventor: Hiroki Noguchi , Shinobu Fujita
- Applicant: TOSHIBA MEMORY CORPORATION
- Applicant Address: JP Tokyo
- Assignee: TOSHIBA MEMORY CORPORATION
- Current Assignee: TOSHIBA MEMORY CORPORATION
- Current Assignee Address: JP Tokyo
- Agency: Oblon, McClelland, Maier & Neustadt, L.L.P.
- Priority: JP2016-183303 20160920
- Main IPC: G06F3/06
- IPC: G06F3/06 ; G06F12/02 ; G06F11/30 ; G06F12/0888 ; G06F12/1009

Abstract:
A memory control circuitry has a write destination selector to select either a volatile memory or a non-volatile memory in a first storage as a write destination, for an address area in the first storage written by a processor, a write controller to write data in the write destination selected by the write destination selector, and an access information register to register information selecting the volatile memory or the non-volatile memory as the write destination, and number-of-times information indicating how many times a page of successive addresses for the address area is switched, as both information being associated with each other. When there is a write request from the processor, the write destination selector selects the write destination based on the information registered in the access information register.
Public/Granted literature
- US20180081555A1 Memory Control Circuitry, Memory System and Processor System Public/Granted day:2018-03-22
Information query